FPGA based Multichannel Bit Error Rate Tester for Spacecraft Data Acquisition System
نویسندگان
چکیده
منابع مشابه
FPGA based Multichannel Bit Error Rate Tester for Spacecraft Data Acquisition System
Bit Error Rate (BER) is a principle measure of data transmission link performance. BER tester (BERT) consists of a Pattern Generator and an Analyzer that can be set to the same pattern. The payload data transmitted from the spacecraft consists of one, two or three channels per carrier based on the modulation scheme. The traditional equipments can do BER analysis for only one channel at a time. ...
متن کاملBit Error Rate Tester
Preliminary -The BERTScope BSX-series Bit Error Rate Tester introduces a receiver test platform capable of supporting emerging Gen4 standards and beyond. With the addition of powerful data processing and internal Tx equalization, the BERTScope supports protocol-based handshaking and synchronization with your device under test (DUT), including interactive link training at data rates up to 32 Gb/...
متن کاملBit Error Rate Tester
Key performance specifications Up to 1.6 Gb/s Pattern Generator/Error detector for fast, accurate characterization of digital communications signaling systems PRBS or 8 Mb user-defined patterns provide the versatility to debug or verify any combination of digital signaling ANSI jitter measurements (RJ, DJ, and TJ) to measure the impact of random and deterministic jitter on the total jitter at B...
متن کاملDesign and verification of a bit error rate tester in Altera FPGA for optical link developments
This paper presents a custom bit error rate (BER) tester implementation in an Altera Stratix II GX signal integrity development kit. This BER tester deploys a parallel to serial pseudo random bit sequence (PRBS) generator, a bit and link status error detector and an error logging FIFO. The auto-correlation pattern enables receiver synchronization without specifying protocol at the physical laye...
متن کاملFPGA based data acquisition system for COMPASS experiment
This paper discusses the present data acquisition system (DAQ) of the COMPASS experiment at CERN and presents development of a new DAQ. The new DAQ must preserve present data format and be able to communicate with FPGA cards. Parts of the new DAQ are based on state machines and they are implemented in C++ with usage of the QT framework, the DIM library, and the IPBus technology. Prototype of th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable and Embedded Systems (IJRES)
سال: 2014
ISSN: 2089-4864,2089-4864
DOI: 10.11591/ijres.v3.i2.pp76-84